



Project : JADE (This pre-released schematic is for compact eBOM reference purpose)
REF_SCH TOP LEVEL




This pre-released schematic is for compact eBOM reference purpose


I2C	Function	I2C Spec.	Budget Timing	I2C Slave Address (7-bit mode)
I2C-0	CTP	400 Kbps	Yes.	GT1151 I2C address: 0X5D (Write:0xBA, Read:0xBB) or 0x14 (Write:0x28, Read:0x29)
	LCM Gate Driver	400 Kbps		NT50358 / LCM Gate Driver I2C address: 0X3E (Write:0x7C, Read:0x7D)
I2C-1	M Sensor	400 Kbps		YAS533 / M-Sensor I2C Address 0x2E (Write: 0x5C, Read: 0x5D)
	A+Gyro Sensor	400 Kbps	Yes.	MPU-6515 / A+Gyro I2C Address: 0x68 (Write:0xD0, Read:0xD1)
	Baro Sensor	400 Kbps		BMP280 / Baro I2C address: 0X77 (Write:0xEE, Read:0xEF)
	RGB / PS Sensor	400 Kbps		CM36558/ RGB+PS I2C address: 0x51 (Write:0x TBC, Read:0xTBC)
	Flash LED	400 Kbps		RT4505 / Flash LED I2C address: 0X63 (Write:0xC6, Read:0xC7)
	Front Camera	400 Kbps	Yes.	Front camera (OV5648) I2C address: 0X36 (Write:0x6C, Read:0x6D) AF driver (AD5820) I2C address: 0X0C (Write:0x18, Read:0x19)
	SWCHR	400 Kbps	TBD	BQ25896/ SWCHR I2C address: 0X6B (Write:0xTBC, Read:0xTBC)
I2C-2	Rear Camera - 13M	400 Kbps	Yes.	Rear camera (IMX135) I2C address: 0X10 (Write:0x20, Read:0x21) AF driver (DW9714A) I2C address: 0X18 (Write:0x30, Read:0x31)
	Rear Camera - 16M	400 Kbps	Yes.	TBD AF driver (AD5820) I2C address: 0X0C (Write:0x18, Read:0x19)
I2C-3	NC			
I2C-APPM	MT6311	TBD	Yes.	MT6311 / 2-Phase Buck I2C address: 0X6B (Write:0x, Read:0x)

Note : I2C Spec. : Standard mode (100 kbps) and Fast mode (400 kbps), Fast mode Plus (1 Mbps) and High-speed mode (3.4 Mbps)



- Schematic design notice of "10_BB_POWER" page.
- Note 10-1: 4 mil GND trace with good shielding to PMIC (Differential)
Differential pair of DVFS1 remote sense must be close to BB's ball.
- Note 10-2: VDDO_AO remote sense must be close to BB's ball.
Remote sense trace with GNDshielding to PMIC (Differential)
- Note 10-3: DVDD_MD1 and DVDD_MODEM remote sense must be close to BB's ball.
Remote sense trace with GNDshielding to PMIC (Differential)
- Note 10-4: VDDRAM remote sense must be close to BB's ball.
- Note 10-5: Differential pair of CPU remote sense must be close to BB's ball.
- Note 10-6: Connect AVDD33_USB_P1 (C32 ball) to "VSMU_P1MU" for IC-USB / Smart card application.
Connect AVDD33_USB_P1 (C32 ball) to "VUSB33_P1MU" for USB application.
- Note 10-7: AVDD28_DAC (AN6 ball) must be powered by "VTCXO28_P1MU".
- Note 10-8: C10091 closed DVDD28_MSDC1 150mV
C10092 closed DVDD18_MSDC0 150mV






Schematic design notice of "11_BB_1" page.

Note 11-1: PWRAP_SPI0_CSN and AUD_DAT_MOSI are JTAG feature in bootstrap.

Note 11-2: The de-coupling cap. of DRAM VREF have to be placed as close to BB as possible.



Schematic design notice of "12_BB_2" page.


Note 12-1: I2C APDM is dedicated for MT6311 2-phase buck control.


File		12_BB_2	
C		MTK Confidential	
Date	Thursday, April 28, 2016	Sheet	12 of 39

Schematic design notice of "20_POWER_MT6351" page.


Note 20-1: Layout trace from MT6351 ball G4 AUDREFN to Audio jack GND must surround shield with GND

Note 20-2: Route AUXADC_REF/AUXADC_TSX as differential trace (4 mil each) with well GND shielding and route AUXADC_GND with 20mil trace width under AUXADC_TSX/AUXADC_REF trace to provide return current path.






MT6311 / 2-Phase Buck I2C address: 0X6B (Write:0x, Read:0x)



Schematic design notice of "22_POWER_MT6311" page.



Note 22-1: MT6311 => Buck EN controlled by EXT_PMIC_EN from MT6325 and I2C.

LCM Backlight LED Driver




Flash LED 5V Boost

Flash LED I2C address: 0X63 (Write:0xC6, Read:0xC7)




LCM Gate Drive

LCM Gate Driver I2C address: 0X3E (Write:0x7C, Read:0x7D)






C2313/C2314 and C2317 are suggested to use 10uF for component de-rating consideration.




MT6176 Control Pin				MT6176 CLK Output			
Mode	AMODE	VOCKO_DNS_SEL_EN	EN_BB	CLK_SEL	OUT_BB	OUT_BB	OUT_BB
28M				0	0	OFF	OFF
VO				1	0	28M Out	OFF
(Normal)	VOCKO_DNS	VOI18	0	0	1	OFF	28M Out
				1	1	28M Out	28M Out
28M				0	0	OFF	OFF
VCKO0				1	0	28M Out	OFF
(Buffer)	0	VOI18	0	0	1	OFF	28M Out
				1	1	28M Out	28M Out
28M				0 (LPM)	0 (LPM)	OFF	OFF
VO				1	0	28M Out	OFF
				0	1	OFF	28M Out
(32K-Loss)	VOCKO_DNS	VCKO023	VOCKO_DNS	1	1	ON	28M Out
				0	0	OFF	OFF
32M				1	0	28M Out	OFF
VO				0	1	OFF	28M Out
(Test)	0	VOI18	VOCKO_DNS	1	1	ON	28M Out

Schematic design notice of "31_RF_MT6176_RF_Pin out" page.

Note 31-1: R3124 close to PA, and located in the same layer




MEDIATEK	
Title	32_RF_MT6176_RF_TX
Size	MTK Confidential
Custom	
Date	Tuesday, April 28, 2015
Sheet	32 of 99




DRX ANT: 1805-2690MHz


DRX Car Kit




B40 DRX




B39 DRX



B41 DRX




Power Net Connection




MEDIATEK

Title	34_RF_MT6176_RF_DRX
Size	A4
Date	Tuesday, April 28, 2015
Sheet	34 of 99

MAIN ANT (ANT0)



RXD ANT (ANT1)



(To BB IC part)

[11,33,38] APC1 $\ll \gg$ _____

[11,33,38] APC1 $\ll \gg$ _____


Figure 1: Schematic diagram of the VPA PMU. The diagram shows a vertical stack of components. At the top is a green bar labeled '60m11'. Below it is a red bar labeled 'VPA PMU'. To the right of these bars are labels for various components: VBAT, VPA_PMU, VIO18_PMU, VRF12_PMU, VRF18_PMU, VMPI1_PMU, VTCX024_PMU, and VTCX028_PMU. Each label is connected to its corresponding bar by a horizontal line and a small red circle.

——<<MIPI0_SCLK [11,33]

[11,33,38] APC1 <<>> _____

[11,33,38] APC1 <<>> _____

SD CARD



[Schematic design notice of "40_MEMORY_SD Card" page.](#)

Note 40-1: The equivalent capacitance of ESD protection device must be $\leq 0.5\text{pF}$
-- otherwise it will result in NFC card mode function fail.


eMMC+LPDDR3 16GB eMMC + 16Gb LPDDR3

221 Ball, 0.5mm pitch

VDD1=1.8V
VDD2=1.20V
VDDCA=1.2V
VDDQ= 1.20V

Connect to AP	
DQ[0..31]	DQ[0..31]
CA[0..9]	CA[0..9]
CS0_N	CS0_N
CS1_N	CS1_N
CKE	CKE
DQM0	DQM0
DQM1	DQM1
DQM2	DQM2
DQM3	DQM3
DQS0_C	DQS0_C
DQS1_C	DQS1_C
DQS2_C	DQS2_C
DQS3_C	DQS3_C
DQS0_T	DQS0_T
DQS1_T	DQS1_T
DQS2_T	DQS2_T
DQS3_T	DQS3_T
CLK0_T	CLK0_T
CLK0_C	CLK0_C
VREF_CA	VREF_CA
VREF_DQ	VREF_DQ
MSDC0_RSTB	
MSDC0_CMD	
MSDC0_CLK	
MSDC0_DSL	
MSDC0_DAT0	
MSDC0_DAT1	
MSDC0_DAT2	
MSDC0_DAT3	
MSDC0_DAT4	
MSDC0_DAT5	
MSDC0_DAT6	
MSDC0_DAT7	

Power I/F	
VIO18_PMU	VIO18_PMU
VEMC_3V3_PMU	VEMC_3V3_PMU
DVDD12_EMI	DVDD12_EMI



CONN_XD_IN << CLK3_WCN [12:20]
Share same pad

Close to Antenna

<Critical!>
5G PCB loss is higher and
Trace must kept short and 50-ohm
No layer transition

Close to MT6625

U / MT6625L / QFN40


GPS xLNA

Close to ANT

matching value depends on
LNA selected

[12]	WB_CTRL0	<< WB_CTRL0
[12]	WB_CTRL1	<< WB_CTRL1
[12]	WB_CTRL2	<< WB_CTRL2
[12]	WB_CTRL3	<< WB_CTRL3
[12]	WB_CTRL4	<< WB_CTRL4
[12]	WB_CTRL5	<< WB_CTRL5
[12]	CONN_SCLK	<< CONN_SCLK
[12]	CONN_SDATA	<< CONN_SDATA
[12]	CONN_SEN	<< CONN_SEN
[12]	CONN_RSTB	<< CONN_RSTB

[12]	GPS_RX_IP	<< GPS_RX_IP
[12]	GPS_RX_IN	<< GPS_RX_IN
[12]	GPS_RX_QP	<< GPS_RX_QP
[12]	GPS_RX_QN	<< GPS_RX_QN
[12]	F2W_CLK	<< F2W_CLK
[12]	F2W_DATA	<< F2W_DATA
[12]	WB_RX_IP	<< WB_RX_IP
[12]	WB_RX_IN	<< WB_RX_IN
[12]	WB_RX_QP	<< WB_RX_QP
[12]	WB_RX_QN	<< WB_RX_QN
[12]	WB_TX_IP	<< WB_TX_IP
[12]	WB_TX_IN	<< WB_TX_IN
[12]	WB_TX_QP	<< WB_TX_QP
[12]	WB_TX_QN	<< WB_TX_QN
[12:20]	CONN_XD_IN	<< CONN_XD_IN



together then single via to main GND

Earphone MICPHONE

Note: 60-1

Note: 60-2

Note: 60-3

Performance

Single via to GND plane

L-R-G-M

close to IC

close to connector

AU_HSN

AU_HSP

AU_OUTS_N_OUT

AU_OUTS_P_OUT

REC0001

REC / 24V5 280 00001 / NC

RECEVYSMDNOP

C9020

1.000 pF / 0.001

C9021

1.000 pF / 0.001

C9022

33 pF / 0.001

C9023

33 pF / 0.001

D_GND

[illegible]

Note 60-1: Part # of BEAD6002, BEAD6003, BEAD6004 and BEAD6005 needs changed to "BLM18BD102SN1" for high THD performance (-90dB) but this BOM change will results in FM RSSI 10dB degraded .

Note 60-2: To reserve a resistor in HPL and HPR in series connection both in order to optimize headphone pop noise. The recommended value of this resistor is 33R.

Note 60-3: Layout trace from MT6351 ball G4 AUDREFN to Audio jack GND

Note 60-4: 0.1/1 uF for ACC mode (1uF for WB_AMR Speech/0.1uF for NB_AMR Speech)

[illegible]

60. PERI_AUDIO_IO
MTK Confidential

[illegible]

LCM Pin Connections

CON1502
CON11347 24-0804-004-000-829
CON172395M9VDP0-624-5804-004-000-829

1 GND
2 DSI_D0
3 LEDA
4 DSI_D1
5 DSI_D1+
6 DSI_CLK-
7 DSI_CLK+
8 GND
9 DSI_D2
10 DSI_D2+
11 DSI_D3
12 DSI_D3+
13 GND
14 C1
15 DSI_D0
16 LEDA
17 DSI_D1

24 LCM_LEDA
25 LCM_LEDK_2
26 LCM_LEDK_1
27 LCM_AVDD
28 LCM_AVEE
29 QW018_PMU
30 GND
31 LCM_RST
32 LCM_TE
33 GND
34 C105
35 C110V HF 1/3001
36 CON01
37 D_GND

Note: 61-2

Note 61-1: GT1151 I2C address: 0X5D (Write:0xBA, Read:0xBB) or 0x14 (Write:0x28, Read:0x29)

Note 61-2: PNSWAP are used for the polarity swap of MIPI.
PNSWAP=IOVCC => DP=DP, DN=DN;




Note 62-1: The VCC of I2C_1/2 is pulled to "VIO18_PMU".

Note 62-2: 16M Camera sensor will pull this PIN to GND, (13M is NC)


M-Sensor

M-Sensor I2C Address 0x2E (Write: 0x5C, Read: 0x5D)




Accerometer + Gyro Sensor

A+Gyro I2C Address: 0x68 (Write: 0xD0, Read: 0xD1)




Baro Sensor

Baro I2C address: 0X77 (Write: 0xEE, Read: 0xEF)




RGB & PS Sensor


CM36558/ RGB+PS I2C address: 0x51 (Write: 0x TBC, Read: 0xTBC)



Thermistor / To sense board level temperature




SIM1




Change part

SIM2



Power Key / Key Pad

DO NOT put pull-up resistor on PWRKEY




Schematic design notice of "65_PERI_Dual_SIM_ICUSB_KEYPAD" page.


Note 65-1: DO NOT put pull-up resistor on PWRKEY

Note 65-2: Volume Up : HOME Key / GND
Volume Down : KPCROW/KPCOLO

REVISION	
File	65_PERI_Dual_SIM_KEYPAD
Size	MTK Confidential
Date	Tuesday, April 28, 2015
Sheet	65 of 99

VIBRATOR





Note: 90-1

